

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov	
---	--

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/875,255	06/07/2001	Yoshikazu Fukuhara	43890-521	4611
75	590 06/02/2005		EXAMINER	
MCDERMOTT, WILL & EMERY			BURD, KEVIN MICHAEL	
600 13th Street, Washington, D	, N.W. C 20005-3096		ART UNIT	PAPER NUMBER
•			2631	

DATE MAILED: 06/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			(K				
	• .	Application No.	Applicant(s)				
Office Action Summary		09/875,255	FUKUHARA, YO	SHIKAZU			
		Examiner	Art Unit				
		Kevin M. Burd	2631				
Period fe	The MAILING DATE of this communication app or Reply	ears on the cover s	sheet with the correspondence a	ddress			
THE - Exte after - If the - If NO - Faile Any	MAILING DATE OF THIS COMMUNICATION. INSIGN TO STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. INSIGN (6) MONTHS from the mailing date of this communication. Insign The proof of the provisions of 37 CFR 1.13 Insign The provisions of 37 CFR 1.704(b).	36(a). In no event, however within the statutory minim will apply and will expire SI cause the application to b	er, may a reply be timely filed sum of thirty (30) days will be considered tim X (6) MONTHS from the mailing date of this ecome ABANDONED (35 U.S.C. § 133).	ety. communication.			
Status							
1)⊠	Responsive to communication(s) filed on 26 Ja	anuary 2005.	·				
2a)⊠		action is non-final					
3)□	Since this application is in condition for allowar	nce except for form	al matters, prosecution as to th	e merits is			
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠	Claim(s) 1-7 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1,2,4 and 7 is/are rejected. Claim(s) 3,5 and 6 is/are objected to. Claim(s) are subject to restriction and/or						
Applicat	ion Papers						
9)[The specification is objected to by the Examine	r.					
10)⊠	The drawing(s) filed on $\underline{1/26/2005}$ is/are: a) \boxtimes	accepted or b) 🗌 o	bjected to by the Examiner.				
	Applicant may not request that any objection to the	drawing(s) be held ir	abeyance. See 37 CFR 1.85(a).				
_	Replacement drawing sheet(s) including the correct						
11)	The oath or declaration is objected to by the Ex	aminer. Note the a	ttached Office Action or form P	TO-152.			
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents application from the International Bureau See the attached detailed Office action for a list of	s have been receiv s have been receiv ity documents hav ı (PCT Rule 17.2(a	ed. ed in Application No e been received in this Nationa)).	l Stage			
Attachmen	t(s)						
1) D Notic	e of References Cited (PTO-892)	4) 🔲 In	terview Summary (PTO-413)				
	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Pa	aper No(s)/Mail Date	O 152)			
Pape	r No(s)/Mail Date		otice of Informal Patent Application (PT her:	O-132j			

Application/Control Number: 09/875,255 Page 2

Art Unit: 2631

1. This office action, in response to the remarks filed 1/26/2005, is a final office action.

Response to Arguments

- 2. The drawings were received on 1/26/2005. These drawings are approved.
- 3. Applicant's arguments filed 1/26/2005 have been fully considered but they are not persuasive. The hold over circuit 63 comprises a hold over circuit and a second selector. As stated in the previous office action, the hold over circuit acts as a selector for outputting the phase corrected data (column 2, lines 26-30) or outputs a hold over signal when a hold over mode is set (column 2, lines 38-47). Therefore, either the output of the phase comparator is output from hold over circuit 63 under normal operation (column 2, lines 50-52) or a hold over or locked signal is output from the circuit. Applicant points to figure 1 of Applicant's drawings and states the present invention can provide the capability for the phase correction data to bypass the hold over unit 3 during stable operation. However this limitation is not stated in claims 1 and 7. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

For these reasons and the reasons stated in the previous office action, the rejections of the claims are maintained.

Page 3

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1, 2 and 4 are rejected under 35 U.S.C. 102(e) as being anticipated by Matsuda et al (US 5,883,533).

Regarding claim 1, Matsuda discloses a digital phase lock loop (PLL) shown in figure 1. A selector 50 selects a first timing signal or a second timing signal (column 2, lines 11-15). A comparator 61 detects the phase difference between the selected timing signal and an internal timing signal that is output from the frequency divider 60. The phase difference is output (column 2, lines 21-25). The phase difference is received in the holdover circuit 63. The hold over circuit acts as a selector for outputting the phase corrected data (column 2, lines 26-30) or outputs a hold over signal when a hold over mode is set (column 2, lines 38-47). A VCO 64 creates a clock signal in response to the output from holdover circuit 63. The VCO outputs an internal timing signal that will be fed to the comparator 61.

Regarding claim 2, a controller controls the holdover circuit while a change between timing signals is occurring (column 2, lines 38-59).

Regarding claim 4, the phase of the timing signals will be phase adjusted according to the output of the phase comparator.

Art Unit: 2631

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda et al (US 5,883,533) in view of the instant application's disclosed prior art.

Regarding claim 7, Matsuda discloses a digital phase lock loop (PLL) shown in figure 1. A selector 50 selects a first timing signal or a second timing signal (column 2, lines 11-15). A comparator 61 detects the phase difference between the selected timing signal and an internal timing signal that is output from the frequency divider 60. The phase difference is output (column 2, lines 21-25). The phase difference is received in the holdover circuit 63. The hold over circuit acts as a selector for outputting the phase corrected data (column 2, lines 26-30) or outputs a hold over signal when a hold over mode is set (column 2, lines 38-47). A VCO 64 creates a clock signal in response to the output from holdover circuit 63. The VCO outputs an internal timing signal that will be fed to the comparator 61. Matsuda does not disclose using the PLL in a digital PBX. However, the instant application's disclosed prior art discloses a digital PBX uses the conventional PLL as shown in figure 10. It would have been obvious for one of ordinary skill in the art at the time of the invention to use the PLL of Matsuda in the convention PBX shown in figure 10 and described in pages 1 and 2 of the instant. The PBX is the

Art Unit: 2631

one of the most modern and fully digitized phone systems and requires accurate errorfree timing signals.

Allowable Subject Matter

6. Claims 3, 5 and 6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Alder et al (US 5,572,167) discloses a phase lock loop circuit that selects a first or second timing signal to be input to the PLL. This circuit includes a holdover mode (abstract).

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Page 6

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Kevin M. Burd whose telephone number is (571) 272-

3008. The examiner can normally be reached on Monday - Thursday 9 am - 5 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mohammad Ghayour can be reached on (571) 272-3021. The fax phone

number for the organization where this application or proceeding is assigned is 703-

872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Kevin M. Burd 5/31/2005

KEVIN BURD PRIMARY EXAMINER